

# Investigation of Strain Profile Optimization in Gate-All-Around Suspended Silicon Nanowire FET

Mohammad Najmzadeh, Kirsten Emilie Moselund,  
Adrian Mihai Ionescu  
Nanoelectronic Devices Laboratory,  
Swiss Federal Institute of Technology in Lausanne (EPFL),  
CH-1015, Lausanne, Switzerland  
E-mail: mohammad.najmzadeh@epfl.ch

Peter Dobrosz, Sarah Olsen, Anthony O'Neill  
Newcastle University, School of Electrical, Electronics and  
Computer Engineering, Newcastle, The UK

**Abstract**—In this paper, we investigate the optimization of tensile strain caused by thermal oxidation in a doubly-clamped silicon nanowire FET to enhance the mobility of its carriers. Spacer technology combined with sacrificial oxidations was used to fabricate  $\approx 100$  nm wide nanowires. The temperature and the duration of sacrificial wet oxidation are the main parameters that determine the induced strain. The strain in the nanowire will be measured using Raman spectroscopy at various stages during fabrication to evaluate the strain build-up throughout processes.

## I. INTRODUCTION

Multiple-gate architectures are foreseen as a possible replacement for planar CMOS [1], to overcome the issues related to short channel effects [2]-[3] as a result of the improved gate control, and thereby allow for continued downscaling of electronic devices.

In general, there are two technologies to fabricate nanowires: bottom-up that includes the growing or self-assembly of wires onto the substrate, and top-down that consists of typical micromachining processes on the substrate e.g. lithography and etching to create suspended nanowires [4]-[8]. In the present work, a top-down technology, described in [5] is used to fabricate suspended nanowires, which may be either tri-gate or gate-all-around.

Inducing a tensile strain in the channel of NMOS devices and a compressive strain in the channel of PMOS devices are typical ways to boost the performance by increasing the mobility of carriers [9]-[13]. In the present work we focus on NMOS devices only, thus we are only considering tensile strain. There are several ways to induce tensile strain in the silicon channel. In CMOS technologies either stressor technologies such as SiGe source/drain for compressive strain and SiC source/drain for tensile strain or contact etch stop layers are used, as well as alternative substrates [10]-[11], [14]-[23]. For research a common way to correlate stress and mobility is by die bending [24], but this is not a technology suited for fabrication. Here we induce tensile strain into a nanowire by wire bending as a result of oxidation, the mobility of the carriers for NMOS devices increases.

In this paper, we focus on investigation of important parameters e.g. the conditions of oxidation on this built-in tensile




Fig. 1. Schematic of the design of gate-all-around suspended silicon nanowire FET (top); Cross-section A-A' of the device (bottom).

strain in a top-down fabricated nanowire called a bended gate-all-around nanowire FET (see fig. 1). To investigate the built-in strain in the channel during the process, Raman spectroscopy can be used. Electrical characterization of the previous fabricated and evaluated devices shows mobility enhancement of about 100% [25].

## II. DESIGN AND TOP-DOWN FABRICATION OF A BENDED NANOWIRE FET

The main steps in the process of the gate-all-around wires are presented in fig. 2; the process is verified using 2D process emulation by TCAD Dios (see fig. 3). The process was started by dry oxidation of 100 mm (100) silicon wafers at  $1000^{\circ}\text{C}$  to produce 15 nm of oxide and followed by LPCVD deposition of 80 nm of nitride. After hard mask creation, the designed pattern was transferred on the wafer using  $0.8\ \mu\text{m}$  resolution




Fig. 2. Main steps in the process of the GAA nanowires: (1) Lithography, dry etching of hard mask and silicon to make the rib, nitride deposition and anisotropic dry etching of nitride to create the spacer layer, (2) Dry isotropic etching of silicon, (3) Sacrificial wet oxidation of silicon, (4) Wet etching of hard mask, LTO deposition and CMP planarization, (5) Thinning the LTO layer using BHF, dry oxidation (gate-oxide), LPCVD poly-Si deposition,  $POCl_3$  doping, BHF etching of  $POCl_3$ , photolithography and poly-Si dry etching (6) P implantation, LTO deposition, lithography and dry etching to make contact holes, metallization, lithography and dry etching of metal.

lithography. The pattern consists of different wires with 0.8-1.8  $\mu m$  variation in width and 2-20  $\mu m$  variation in length. The hard mask was etched using an anisotropic fluorine based dry etching to create a hard mask pattern and the dry etching was continued with a different recipe to etch silicon to create 300-400 nm high ribs. A sacrificial wet oxidation step was done to oxidize the side walls to create 300 nm of oxide and the oxide was etched using a BHF solution ( $NH_4F(40\%) : HF(49\%)$  [7:1]) to create the needed undercut for the creation of spacer layer on the side walls and make the side walls smoother. A layer of 35 nm of nitride was deposited on the wafer using LPCVD and the nitride was etched anisotropically using a fluorine based dry etching to keep the nitride layer only on the side walls of the ribs to create the spacer layer. Silicon was etched isotropically using dry etching to create the first wire shape. Fig. 4 represents the cross-section of this first wire shape taken by FIB-cut.

A sacrificial oxidation was done to oxidize the silicon between the wire and the substrate and also to decrease the dimension of the wire. This oxidation is the main step that determines the induced tensile strain into the nanowire. After removing the hard mask and oxide using a pure HF solution, the wires were released and significant bending could be observed because of volume expansion of the oxide. However, the induced bending was also observed after oxidation of a nanowire disconnected from the substrate (before the oxidation step) using only silicon dry etching (see fig. 5). The conditions of this oxidation step can determine the induced tensile strain on the wire.

Before metallization, a gate stack including a 10-20 nm gate oxide and a poly silicon layer with an approximate thickness of 500 nm will be created around the suspended wire, but




Fig. 3. 2D process emulation using TCAD Dios done to verify the process flow (the snapshot of the process emulation after the third step of the process presented in fig. 2). The height difference between the top of the disconnected wire and the connected wire to the substrate ( $\Delta h$ ) represents indirectly the induced strain during sacrificial wet oxidation.




Fig. 4. The cross-section of the first wire shape created by dry silicon etching taken by FIB-cut.




Fig. 5. SEM picture of a 20  $\mu m$  long suspended nanowire before oxidation (top) and after oxidation at 850°C (bottom).

TABLE I  
THE PROCESSES TO STUDY, OPTIMIZE AND CONTROL THE INDUCED  
TENSILE STRAIN.

Process	Hard mask (nm)	Spacer (nm)	T(oxidation) (°C)
I	nitride (80)/oxide (15)	nitride (35)	850
II	nitride (80)/oxide (15)	nitride (35)	1050
III	nitride (150)/oxide (15)	nitride (35)	850
IV	nitride (250)/oxide (15)	nitride (35)	1050
V	oxide (500)	oxide (300)	850
VI	oxide (500)	oxide (300)	1050

the present work aims to investigate the strain build-up in the wires, in order to allow us to control and optimize it to eventually improve device performance.

### III. STRAIN INVESTIGATION IN BENDED NANOWIRES USING RAMAN-SPECTROSCOPY

Optimization of built-in strain during processing is the first goal of this project. Raman spectroscopy can be used to measure strain and stress directly along a nanowire. In the intensity-wavenumber curves, down-shift and up-shift of the wavenumber correspond to tensile and compressive stress, respectively. Because of the penetration depth of about 760 nm of its 514 nm laser, it is possible to recognize the interactions between phonons and atoms from the nanowire and the substrate and therefore, measure the presence of strain or stress inside the wire.

To investigate, understand and exploit the strain development throughout the process the following studies will be done:

- Oxidation with different conditions on duration and temperature e.g. temperatures in the range of 800 – 1100°C.
- The type of hard mask and spacer and their thicknesses.
- LTO deposition conditions e.g. temperature and duration.

Table I also represents some of the conditions. The processes are in progress and strain measurement should be done after each sacrificial oxidation, hard mask removal and thinning the LTO layer step. Fig. 6 represents one of the typical stress profiles along a 20  $\mu\text{m}$  long silicon nanowire after oxidation at 1000°C.

It is also reported that for the nanowires with the length of 5-20  $\mu\text{m}$  fabricated using the same technology, the built-in stress is in the range of 200 MPa to 4 GPa [5]. However, previously we have not monitored the development of the stress throughout the processing, nor have we tried to optimize or control it. Thus, the purpose of the current work is to understand and control the stress during the process, in order to be able to further optimize device mobility.

Usually there is a non-uniform strain profile along the wire and in a test, the maximums of stress were observed at the ends of the nanowire and the strain was almost constant in the rest parts of the wire (see fig. 6). However, shorter wires have presented a quasi-parabolic profile [25].

It is also reported in our previous work [25] that strain increases when decreasing the width of the wire and increasing




Fig. 6. Tensile stress measurement using Raman spectroscopy along a 20  $\mu\text{m}$  long wire.

the length of the wire, the length dependence might be partly due to longer wires also being thinner for a given design width [5]. E-beam lithography can be used to obtain high resolution thin structures to be able to possibly get a higher strain.

### IV. ROUNDING THE SHARP CORNERS RESULTING FROM DRY ETCHING

Rounding the sharp corners of the nanowire resulting from dry etching of silicon is another goal of the project. Having the sharp corners may result in a thinner gate oxide in the sharp corners. Because of also having a greater electric field in the corners, rounding the corners is essential to improve device reliability.

Silicon migration in hydrogen ambient at high temperature is one of the solutions [26], which will be investigated. Other solutions e.g. etching of sharp corners using silicon wet etching with TMAH ( $(\text{CH}_3)_4\text{NOH}$ ), Trilogy ( $\text{HNO}_3/\text{NH}_4\text{F}/\text{H}_2\text{O}$ ), HNA ( $\text{HF}/\text{HNO}_3/\text{CH}_3\text{COOH}$ ),  $\text{NH}_3(\text{aq})$  or hydrazine are also possible but it is not our prime interest because of the associate silicon consumption mechanism on the nanowire. In the silicon migration mechanism, hydrogen atoms act as catalyst to help the silicon atoms migrate to the places leading a lower Gibbs energy level, due to increasing interaction with more silicon atoms in the rounded areas than in the sharp areas.

This rounding corner step can be done as an additional step after sacrificial oxidation and hard mask removal steps represented in the 4th step of the process flow of fig. 2. This will also be investigated as part of this work in the future.

### V. CONCLUSION AND FUTURE WORK

Investigation, understanding and exploitation of the strain during the process is the main goal of this project which is in progress. Afterwards, we will evaluate rounding the sharp corners of the nanowire resulting from silicon dry etching using the silicon migration mechanism in hydrogen ambient at high temperature. The input from both strain evolution and corner rounding will then be used to further optimize the device design accordingly. Finally, multi-finger structures and dense array of wires could be the further steps.

## ACKNOWLEDGMENT

This work is partially funded by the Nanosil European network of excellence (FP7).

## REFERENCES

- [1] <http://www.itrs.net/>, 2007 edition.
- [2] J. -P. Colinge, "Multiple-gate SOI MOSFETs", *Solid-State Electronics*, 48 pp. 897-905, 2004.
- [3] B. S. Doyle et al, "High performance fully-depleted tri-gate CMOS transistors", *IEEE Electron Device Letters*, 24 (4) pp. 263-265, 2003.
- [4] S. -M. Koo, A. Fujiwara, J. P. Han, E. M. Vogel, C. A. Richter, and J. E. Bonevich, "High Inversion Current in Silicon Nanowire Field Effect Transistors", *Nano Letters*, Vol. 4, no.11, 2004, pp.2197-2201.
- [5] K. E. Moselund et al, "Co-integration of Gate-All-Around MOSFETs and local silicon-on-insulator optical waveguides on bulk silicon", *IEEE Transactions on Nanotechnology*, 6 (1) pp. 118-125, 2007.
- [6] J. Kedzierski, J. Bokor, and C. Kisielowski, "Fabrication of planar silicon nanowires on silicon-on-insulator using stress limited oxidation", *Journal of Vacuum Science and Technology B*, 15 (6) pp. 2825-2828, 1997.
- [7] S. D. Suk et al., "High performance 5 nm radius Twin Silicon nanowire MOSFET(TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability", *Tech. Digest IEDM*, 2005 pp. 717-720, 2005.
- [8] K. H. Cho et al, "Temperature-Dependent Characteristics of Cylindrical Gate-All-Around Twin Silicon Nanowire MOSFETs (TSNWFETs)", *Electron Device Letters, IEEE*, vol.28, no.12, pp.1129-1131, Dec. 2007.
- [9] Y. Tatehita et al, "High-Performance and Low-Power CMOS Device Technologies Featuring Metal/High-k Gate Stacks with Uniaxial Strained Silicon Channels on (100) and (110) Substrates", *Electron Devices Meeting, 2006. IEDM '06. International*, vol., no., pp.1-4, 11-13 Dec. 2006.
- [10] T. Miyashita et al, "High-Performance and Low-Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology", *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, vol., no., pp.251-254, 10-12 Dec. 2007.
- [11] S. Tyagi et al, "An advanced low power, high performance, strained channel 65nm technology", *Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International*, vol., no., pp. 245-247, 5-7 Dec. 2005.
- [12] P. R. Chidambaram, C. Bowen, S. Chakravarthi, C. Machala, and R. Wise, "Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing", *Electron Devices, IEEE Transactions on*, vol.53, no.5, pp. 944-964, May 2006.
- [13] K. Uchida, R. Zednik, L. Ching-Huang, H. Jagannathan, J. McVittie, P. C. McIntyre, and Y. Nishi, "Experimental study of biaxial and uniaxial strain effects on carrier mobility in bulk and ultrathin-body SOI MOSFETs", *Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International*, vol., no., pp. 229-232, 13-15 Dec. 2004.
- [14] D. A. Antoniadis, I. Aberg, C. Ni Chleirigh, O. M. Nayfeh, A. Khakifirooz, and J. L. Hoyt, "Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations", *IBM Journal of Research and Development*, 50 (4/5) pp. 363-376, July/September 2006.
- [15] M. A. Pavanello, J. A. Martino, E. Simoen, and C. Claeys, "Analysis of uniaxial and biaxial strain impact on the linearity of fully depleted SOI nMOSFETs", *Solid-State Electronics Volume 51, Issue 9, Special Issue: Papers Selected from the EUROSIO '07 Conference*, September 2007, Pages 1194-1200.
- [16] Y. Zongren, L. Renrong, X. Yang, and X. Jun, "Electrical properties and temperature behavior of strained-Si N-MOSFETs", *Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on*, vol., no., pp.155-157, Oct. 2006.
- [17] K. Rim et al, "Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs", *Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International*, vol., no., pp. 3.1.1-3.1.4, 8-10 Dec. 2003.
- [18] H. Shang et al, "Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS", *Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International*, vol., no., pp. 157-160, 13-15 Dec. 2004.
- [19] K. Mistry et al, "Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology", *VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on*, vol., no., pp. 50-51, 15-17 June 2004.
- [20] S. L. Wu, Y. M. Lin, S. J. Chang, S. C. Lu, P. S. Chen, and C. W. Liu, "Enhanced CMOS performances using substrate strained-SiGe and mechanical strained-Si technology", *Electron Device Letters, IEEE*, vol.27, no.1, pp. 46-48, Jan. 2006.
- [21] K. Y. Lim et al, "A robust 45 nm gate-length CMOSFET for 90 nm Hi-speed technology", *Solid-State Electronics Volume 50, Issue 4, Papers Selected from the 35th European Solid-State Device Research Conference - ESSDERC'05*, April 2006, Pages 579-586.
- [22] T. -Y. Liow et al "N-Channel (110)-Sidewall Strained FinFETs With SiliconCarbon Source and Drain Stressors and Tensile Capping Layer", *Electron Device Letters, IEEE*, vol.28, no.11, pp.1014-1017, Nov. 2007.
- [23] K. -W. Ang et al, "Strained n-MOSFET With Embedded Source/Drain Stressors and Strain-Transfer Structure (STS) for Enhanced Transistor Performance," *Electron Devices, IEEE Transactions on*, vol.55, no.3, pp.850-857, March 2008.
- [24] R. He, and P. Yang, "Giant piezoresistance effect in silicon nanowires", *Nature Nanotechnology*, 1 pp. 42-46, October 2006.
- [25] K. E. Moselund et al, "Bended Gate-All-Around Nanowire MOSFET: a device with enhanced carrier mobility due to oxidation-induced tensile stress", *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, vol., no., pp.191-194, 10-12 Dec. 2007.
- [26] M. -C. M. Lee, and M. C. Wu, "Thermal annealing in hydrogen for 3-D profile transformation on silicon-on-insulator and sidewall roughness reduction", *Microelectromechanical Systems, Journal of*, vol.15, no.2, pp. 338-343, April 2006.